## BBQ - A Simple and Effective Approach to Backward Branch Predictions for Embedded Processors

Lei Wang\* and Qiong-Xian Zeng Department of Electrical Engineering, Feng Chia University, Taichung 407, Taiwan, ROC {leiwang, M9301474}@fcu.edu.tw

Received 1 March 2009; Revised 21 May 2009; Accepted 3 June 2009

**Abstract.** The problem of control hazard induced by branch instructions is important for the modern processors. Although there are many solutions been proposed for the problem, most of these solutions may not suitable for the embedded processors. Our research tries to find a *smart* way to provide a cost-effective function of branch prediction for embedded processors. By classifying branch behaviors into forward and backward branches, this paper first focuses on backward branches to develop a favorable solution for the instructions. A novel approach named *Backward Branch prediction Queue*, or BBQ is proposed to predict the outcomes of backward branches efficiently. This study shows that BBQ is able to retain good prediction accuracies at a small fraction of the hardware costs and complexities. Although a hardware-frugal approach like BBQ is inevitably less accurate than the luxurious prediction mechanisms, it nevertheless creates new tradeoff points of costs and performance that best suit the application domains of embedded processors. Moreover, the prediction mechanism will trace the execution flow to identify the current position in a nested loop. The information of current position will be contributive to the prediction of forward branches.

Keywords: branch prediction, embedded processor, pipeline, loop prediction

## References

- J. L. Hennessy and D. A. Patterson, *Computer Architecture: A Quantitative Approach*, Morgan Kaufmann, San Francisco, CA, 1996.
- [2] M. B. Kamble and K. Ghose, "Analytical Energy Dissipation Models for Low Power Caches," *Proceedings of the 1997 International Symposium on Low Power Electronics and Design*, pp. 143-148, 1997.
- [3] V. E. Hummel and H. Sharangpani, "Return Register Stack Target Predictor," United State Patent Number 6,560,696, 2003.
- [4] J. A. Fisher and S. M. Freudenberger, "Predicting Conditional Branch Directions from Previous Runs of a Pprogram," Proceedings of the 5th international conference on Architectural support for programming languages and operating systems, pp. 85-95, 1992.
- [5] M. Alba and D. Kaeli, "Runtime Predictability of Loops," *Proceedings of IEEE International Workshop on Workload Characterization (WWC-4)*, pp. 91-98, 2001.
- [6] T. Sherwood and B. Calder, "Loop Termination Prediction," Proceedings of the 3rd International Symposium on High Performance Computing. Springer-Verlag, pp. 73-87, 2000.
- [7] V. H. Allan, R. B. Jones, R. M. Lee, S. J. Allan, "Software Pipelining," ACM Computing Surveys, Vol. 27, No. 3, pp. 367-432, 1995.

<sup>\*</sup> Correspondence author

- [8] T. R. Gross and J. L. Hennessy, "Optimizing Delayed Branches," Proceedings of the 15th annual workshop on Microprogramming, pp. 114-120, 1982.
- [9] L. H. Lee, J. Scott, B. Moyer, J. Arends, "Low-cost Branch Folding for Embedded Ppplications with Small Tight Loops," *Proceedings of the 32nd Annual International Symposium on Microarchitecture*, pp. 103-111, 1999.
- [10] J. E. Smith, "A Study of Branch Prediction Strategies," Proceedings of the 8th International Symposium on Computer Architecture, USA, pp. 135-148, 1981.
- [11] J. W. Kwak and C. S. Jhon, "High-performance Embedded Branch Predictor by Combining Branch Direction History and Global Branch History," *IET Computers & Digital Techniques*, Vol. 2, No. 2, pp. 142-154, 2008.
- [12] Intel XScale<sup>TM</sup> Technology, http://www.intel.com/design/intelxscale/.
- [13] T.Y. Yeh and Y. Patt, "Two-level Adaptive Training Branch Prediction," *Proceedings of the 24th annual international symposium on Microarchitecture*, pp. 51-61, 1991.
- [14] A. Fern, R. Givan, B. Falsafi, T. N. Vijaykumar, "Dynamic Feature Selection for Hardware Prediction," *Journal of System Architecture*, Vol. 52, No. 4, pp. 213-234, 2006.
- [15] Y. Ma, H. Gao, H. Zhou, "Using Indexing Functions to Reduce Conflict Aliasing in Branch Prediction Tables," *IEEE Transactions on Computers*, Vol. 55, No. 8, pp. 1057-1061, 2006.
- [16] J. W. Kwak, J. H. Kim, C. S. John, "The Impact of Branch Direction History Combined with Global Branch History in Branch Prediction," *IEICE Transactions on Information and Systems*, Vol. E88-D, No. 7, pp. 1754-1758, 2005
- [17] L. Vintan and M. Iridon, "Towards a High Performance Neural Branch Predictor," *Proceedings of the International Joint Conference on Neural Networks*, Vol. 2, pp. 868-873, 1999.
- [18] D. A. Jimenez and C. Lin, "Dynamic Branch Prediction with Perceptrons," Seventh International Symposium on High-Performance Computer Architecture, pp. 197-206, 2001.
- [19] V. Desmet, L. Eeckhout, K. De Bosschere, "Improved Composite Confidence Mechanisms for a Perceptron Branch Predictor," *Journal of Systems Architecture*, Vol. 52, No. 3, pp. 143-151, 2006.
- [20] D. Parikh, K. Skadron, Y. Zhang, M. R Stan, "Power-Aware Branch Prediction: Characterization and Design," *IEEE Transaction on Computers*, Vol. 53, No. 2, pp.168-186, 2004.
- [21] W Tang, R Gupta, A Nicolau, "Power Savings in Embedded Processors through Decode Filer Cache," Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, pp. 443-448, 2002.
- [22] S. W. Chung, G. H. Park, S. B. Park, "A Low-Power Branch Predictor for Embedded Processors," *IEICE TRANSACTIONS on Information and Systems*, Vol. E87-D, No. 9, pp. 2253-2257, 2004.
- [23] P. Petrov and A. Orailoglu, "Low-power Branch Target Buffer for Application-specific Embedded Processors," *IEE Proceedings-Computers and Digital Techniques*, Vol. 152, No. 4, pp. 482-488, 2005.
- [24] H.Y. Lo and L. Wang, "SmartARM- An Improved Microarchitecture Design for ARM Processor," *National Computer Symposium*, Taipei, 2005.
- [25] EDN Embedded Microprocessor Benchmark Consortium, http://www.eembc.org.
- [26] T. M. Austin and D. C. Burger, "SimpleScalar Version 4.0 Release," *Tutorial in conjunction with 34th Annual International Symposium on Microarchitecture*, 2001.